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EXPERIMENTAL VERIFICATION OF A GENERALIZED

CONTROL METHOD FOR CONSTANT SWITCHING
FREQUENCY THREE PHASE PWM BOOST RECTIFIER

UNDER EXTREMELY UNBALANCED OPERATING
CONDITIONS
DIVIN SUJATHA KRISHNAN

ABSTRACT
This thesis presents experimental verification of a generalized control method for constant

switching frequency Three-phase PWM Boost Type Rectifier under extremely unbalanced

operating conditions in the power system. In this model, a hysteresis current controller has been
implemented using a high speed micro-controller to generate the gate signals. Even though a

constant switching frequency was achieved in the previous model, while in simulation using
MATLAB/Simulink, it wasn't achieved experimentally due to the low processing speed of the

DSPACE processor ds1104. This problem has been resolved by using the “C2000 Delfino MCUs
F28377S Launchpad ” from Texas Instruments to implement Hysteresis Current Controller that

generate the gate signal of the three-phase PWM boost rectifier. The model has been verified to
work under the conditions of extremely unbalanced input voltages and unbalanced input
impedances with constant switching frequency in closed-loop and open-loop control.
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CHAPTER I
INTRODUCTION
1.1. Introduction
As we know, most of the industrial and domestic electrical equipments run using DC

power, requires a Rectifier for power conversion. In power system, when power is being
transmitted, voltage is bought to different levels to reduce the transmission losses, using

transformers without changing its frequency. But some industrial applications require variable

frequency drive, where a rectifier and an inverter combination is used with a DC link capacitor.
This electrical device is called DC-Link Converter, which converts AC to DC and then DC back
to AC, thereby changing its frequency.

Rectifier is an electrical device that converts alternating current (AC) to direct current (DC)
power supply. Based on the number of phases in power system, rectifiers are classified as Single

Phase and Three-Phase. Single-Phase rectifiers are used in domestic equipments, where low power
conversion is required. Three-Phase rectifiers are used in industrial equipments that requires high

power conversion.
1

Power inverter is again an electrical device that converts direct current (DC) to alternating

current (AC) power supply. Same like in rectifiers, inverters are Single-Phase and Three-Phase.
They are used in devices like Uninterrupted Power Supply (UPS), Refrigerator Compressor,

Electric motor speed control, Power grid, Solar panel, HVDC power transmission etc.

Another important way to classify rectifier is based on the direction of power flow; namely
unidirectional and bi-directional. As the name suggests, unidirectional rectifier allows power flow

in one direction and bi-directional rectifiers allow power flow in both directions.

In practical world, unbalance in Electrical system is quite common. This unbalance can be
in input source voltage due to some faults or may be due to nonuniform distribution of load that
creates unbalance in input impedances. This thesis deals with a generalized control method for

PWM boost type rectifiers under extremely unbalanced operating conditions. This device is

basically a front-end power processing unit with power factor correction as it has sinusoidal input

current and regulated DC output voltage with no-low frequency harmonics. [ref] The Six pulse
POWER MOSFET of the device periodically reverses direction of Input AC signal to get a DC

2

The above picture shows the schematic of a Three-Phase PWM Boost rectifier. V1, V2 and
V3 are the input source voltages and Vs1, Vs2 and Vs3 are the synthesized voltages. Filtering of
input current is made possible using input impedances Z1, Z2 and Z3. Output capacitor C1 and C2

filters the output voltage Vdc across the resistive load R. Six pulse MOSFET switches are
represented by Sw1 to Sw6. The gate signal that controls the turn ON and OFF operations of the
switches is generated with a high-speed microcontroller for the following purposes:

1. Achieve constant switching frequency.
2. Elimination of lower order harmonics.

3. Control the power flow direction.
The input-output characteristics of the PWM boost type rectifier is measured and variable

hysteresis controlled is implemented to generate the gate pulse signals. Neutral current is measured
to achieve constant switching frequency. The switching signal is generated in such a way that the

input current follows the calculated reference current making it possible to achieve unity power

factor and elimination of lower order harmonics.
To analyze the behavior of a power converter the relationship between power factor (P.F.),

the displacement angle of fundamental current to voltage (0) and total harmonic distortion (THD)

of the input current is used.

The experimental implementation of the previous model was done with DSPACE DS1104
controller, with a calculating time of about 40μs that was not sufficient to achieve constant
switching frequency. This limitation of high calculating time can be overcome by using the next

3

version of DSPACE controller; MicroLabBox that costs around $14,750. Due to this high cost, TI
Delfino F28377s Microcontroller Launchpad has been used to implement the proposed system.
This Launchpad costs $30 which is around 500% cost effective.
Recent studies on three phase PWM boost rectifier and the comparison of the proposed

model with the previous models has been studied in Chapter II.

Chapter III explains the theoretical analysis of the model referred from [8].
Chapter IV describes the practical implementation of the proposed model with a constant
switching frequency of 6kHz. The detailed descriptions of experimental set-up and equipments
used are also included. A study on DSPACE microcontroller and TI Delfino F28377s launchpad

is also made. A detailed analysis of the results is made which also explains the reason for reducing
the switching frequency from 9kHz to 6kHz.

Chapter V discusses conclusion and future works.

4

CHAPTER II
LITERATURE SURVEY
2.1. Previous Studies on Harmonic Elimination of PWM Boost rectifier
In 2001, Ana V. Stankovic and Thomas A. Lipo [13] proposed A Novel Control Method
for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced

Operating Conditions. In this paper, an analytical solution for harmonic elimination under
unbalanced input voltages and balanced input impedances with a smooth power flow from AC to

DC side is obtained. A Closed loop operation has also been implemented using the laboratory
prototype. To eliminate the input-output harmonics, the input current magnitudes and phase angle

is controlled. The output DC voltage error is used to synthesize the magnitude and phase angles of
reference currents. Hysteresis controller is implemented to the error current, which is obtained by

comparing the reference current and input currents.
In 2007, Leonardo A. Serpa, Simon D. Round and Johann W. Kolar [14] proposed a new

simple method of three-phase, sensor less mains voltage, power control with near constant
switching frequency based on Decoupling Hysteresis Current Controller (DHC), and the virtual-

flux concept. The DHC is same as the Hysteresis Current Controller (CHC) where the phase
current is subtracted from reference current and hysteresis controller generates a switching current
5

from the error current; with an additional control loop that generates the current control signal,

which is then added to the measured line current. The DHC helps in avoiding switching
interactions between the phases, which is caused because the mid-point to neutral voltage is not
constant. Constant switching frequency of 4kHz is achieved by implementing a variable hysteresis

controller. For the experimental implementation of this model, an Analog Digital Signal Processor

ADSP21991 from Analog Devices has been used. The DSP implementation made use of two

loops. The loop with 200kHz sampling frequency is for reading input current and DC Voltages
and to perform the comparison between error signal and hysteresis boundaries. A 14-b ADC with

a conversion time of 725ns is used for neutral current calculation. The calculation of reference
current and hysteresis bandwidth is updated at a sampling frequency of 30kHz.

In 2009, A generalized method of harmonic elimination for PWM Boost Rectifier Under
unbalanced conditions has been practically implemented using DSPACE RT1104 control desk by

Ana V Stankovic and Ke-Chen [15]. Unity power factor has also been achieved in this method.
This experiment has been tested for several fault conditions such as unbalanced input voltages and
unbalanced input impedances. The proposed harmonic elimination control scheme is simulated

using MATLAB/Simulink SimPowerSystems toolbox. Unbalanced input voltage generates a
second-order harmonic at the DC-Link output side. This second-order harmonic reflects to the

input side, creating a third-order harmonic. This continues back and forth. These harmonics are

eliminated by implementing a constant hysteresis controller to the error current signal generated
by comparing the input current and the reference current. Reference current has been calculated

using the method proposed by Ana V. Stankovic and Thomas A. Lipo in a generalized control
method of input-output harmonic elimination for PWM boost type rectifiers under severe fault
conditions in the power system. Three-phase input currents, input voltage and output DC voltage

6

are for the experimental implementation. Reference current is calculated in synchronization with

the measured input voltage and is compared with the measured input current generating the error
signal. The output of hysteresis controller is fed to IGBT gates. DC output voltage is used to

implement the voltage control feedback loop.
In 2015, Abhishek K. Upadhyay and Ana V. Stankovic [8] has implemented a generalized

control method for constant switching frequency three-phase PWM boost rectifier under extreme
unbalanced operation condition. This method has been implemented for extremely unbalanced

input voltages and unbalanced input impedances and was proven using MATLAB/Simulink

model. The closed loop method, implemented to control the output DC voltage as also been proven
in simulation. Constant switching frequency has been achieved by implementing variable

hysteresis controller, where the hysteresis value is calculated by the algorithm using output
voltage, reference current, input voltages and input impedances. Also, a mid-point current has been
added to the input current of the current controller before comparing it with the reference current

to attain constant switching frequency. This method eliminated all harmonics at unbalanced

operating conditions at unity power factor. The Experimental verification of this model has been
implemented using DSPACE RT1104 digital control system with the limitation of very low

switching frequency of around 2.4kHz.
In 2016, Bogdan Brkovic, Leposava Ristic and Ana Stankovic [5] has implemented model

predictive control of a three phase PWM boost rectifier under Extremely Unbalanced Conditions.
Output voltage, power factor control and harmonic elimination has been achieved by controlling
the input currents of the rectifier. The control model consists of an inner loop called the current

control loop and the outer loop called the DC voltage control loop. A predictive current control
algorithm is proposed for the three phase PWM boost rectifier to work at unbalanced input
7

impedances and asymmetrical supply conditions that also provides elimination of lower-order

harmonics in input line current and output voltages. Unity input power factor has also been

achieved in this model.
2.2 Comparison of previous studies and proposed model.

In the proposed system, a laboratory prototype of a generalized control method for constant

switching frequency three-phase PWM Boost rectifier under extremely unbalanced operation
conditions is implemented using DSPACE RT1104 digital control system and TI C2000 F28377s

Microcontroller.

In [8], constant switching frequency of PWM Rectifier under Extremely Unbalanced

operating conditions has proven in simulation using Matlab/Simulink and implemented using
dSpace with the limitation of lower switching frequency. This limitation has been overcome in this

thesis by proving it experimentally at 6kHz switching frequency using DSPACE and TI C2000

Delfino F28377s Microcontroller.

Unlike in [13], [14] and [15], constant switching frequency has been achieved in the
proposed model; which is proven experimentally; due to which, lower order harmonics of line

current is eliminated and are concentrated at higher frequency making it more efficient for filtering.
Unlike in [1], [2], [3], [4], [7], [9], [10], [11] and [12], the proposed model has been

experimentally verified for extremely unbalanced input voltages, ie; for all the ranges of input
voltages and unbalanced input impedances as well.
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CHAPTER III
THEORETICAL ANALYSIS
In this chapter, the theoretical analysis of the model is explained, referred from “A
Generalized Control method for constant switching frequency three phase PWM boost rectifier

under extreme unbalanced operation condition”, Abhishek K. Upadhyay and Ana V Stankovic,
December 2015. [8]

3.1 Why constant switching frequency? How is it achieved?

The primary advantages of PWM boost type rectifier over other types of conventional
converters are power factor control, near sinusoidal input currents and the capability of power

reversal. But the main drawback of the PWM rectifier was that these features were observed only

with the balanced operating conditions. Large number of distortions/harmonics was observed in
its unbalanced operating conditions. Due to the unbalance in input conditions, a second order

harmonic is created at the DC output voltage which afterward introduces a third order harmonic in
the input line current. Hence, In-order to overcome this drawback, the input-output harmonics

should be eliminated. This thesis helps to overcome this drawback by achieving constant switching

frequency of three phase PWM rectifier under extremely unbalanced operating conditions.
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Constant switching frequency has been achieved to eliminate all the lower order harmonics
and to make all the other existing harmonics to get shifted to at switching frequency (6kHz in this
thesis) which makes it easier to eliminate it by adding an adequate filter with that cut-off-frequency

(6kHz). To achieve constant switching frequency, the interactions between the input voltages
should be eliminated. This chapter explains the theoretical and mathematical method to eliminate
harmonics under extremely unbalanced operating conditions.

3.2 Reference current calculation with input-output harmonic elimination.

The method for reference current calculation with harmonic elimination is proposed by

Ana V. Stankovic and Thomas A. Lipo. This method helps to eliminate all the harmonics of the
converter under unbalanced operating conditions at unity power factor. The following assumptions
are used for reference current calculation:

• Unbalanced input voltages
• Unbalanced input impedances
• Loss-less converter circuit
• Unity power factor
• No zero-sequence component in unbalanced switching function

Fig 3.1: Three-Phase PWM Boost Rectifier for unbalanced operating conditions
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The same reference current, as derived in [8], is used in this model to eliminate lower order
harmonics and to attain unity power factor under extremely unbalanced conditions. The Equation

for reference current is as follows

Where, ‘S' is the apparent power, I,, I2 and I3 are the rms values of input currents, V1, V2
and V3 are the rms values of input voltages and Z,, Z2 and Z3 are the input impedance.
3.3 Achievement of constant Switching frequency

As mentioned in the approach for achieving constant switching frequency in [8], the mid
point of the output DC-Link capacitor is taken into consideration to achieve constant switching

frequency. Fig 3., is redrawn as Fig 3.2.

,,

For this, the output DC-link capacitor is split to C1 and C2 which is equal to C/2. In fig
3.2, Z1, Z2 and Z3 are the input impedance, C1 and C2 are the two output DC-Link capacitors and
Vs1, Vs2 and Vs3 are the three-level synthesized voltages at point A, B and C respectively with

respect to source neutral (N). These synthesized voltages take the instantaneous values of 0, ±Vdc/3
and ±2Vdc/3 [8]. Now, as shown in figure 3.3, the DC-link voltage will act as a DC source and
reflects to the AC side of the converter as three-phase two-level delta-connected synthesized AC

Figure 3.3: Three phase PWM boost converter average model with DC output voltage reflected to AC side

of converter module

The voltages Vs1, Vs2 and Vs3 are the voltages at points A, B and C with respect to neutral

N. Due to the voltage differences between M and N, these voltages have three levels. This causes
interference between the phases. In-order to remove this interference, the mid-point M is grounded,

or M is connected to source neutral N. This converts delta-connected synthesized voltage to its

star connected equivalent circuit as shown in fig 3.4, where V1, V2 and V3 are the source voltages,
I1Y, I2Y and I3Y are the currents through each phase for the star connected equivalent circuit with

input inductance values L1, L2 and L3 and Vs1, Vs2 and Vs3 are the synthesized voltages.
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Figure 3.4: Three phase PWM boost converter model with midpoint M grounded at output DC link

Since the DC-Link mid-point M is grounded, the phase interaction current is eliminated

and is taken as neutral current I0. This phase interaction current flows only in delta-loop between
the phases IOAB, IOBC and IOCA. Hence, current equations become:

Now, because of this, the synthesized voltages become to level (+VDC/2 and -VDC/2) at A,

B and C which is essential for constant switching frequency operation as shown in [25].
For the Experimental verification of the model, the mid-point voltage is measured and is

integrated with a gain of (1/L), where ‘L' is the input inductance, to get the mid-point current

which is then added to the input current.
3.4 Hysteresis Band Calculation for Constant Switching Frequency

As the Mid-point of DC-Link capacitor is grounded, only two levels of voltages (+VDC/2

and -VDC/2) is interfered with the input AC side, which is due to the DC link capacitor. As a result,
constant switching frequency is achieved. The switching frequency is generally much higher than

the fundamental frequency of the system. Due to this, the fundamental component of the input

voltage remains constant for one switching cycle. Fig 3.5 shows the single-phase operation of a
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PWM boost rectifier with grounded mid-point. Since there is no interaction between the phases,
by grounding the midpoint M, this single-phase operation can be extended to all the three phases.

Figure 3.5: Single phase equivalent circuit with three phase boost rectifiers with grounded ‘M'

From the single-phase equivalent circuit on fig 3.5,

Here v and I are the instantaneous values of input voltage and current respectively. VA is
instantaneous value of voltage at ‘A' with respect to ground and L is value of inductance for input

line impedance. As the mid-point of DC-Link capacitor is grounded, the voltage between point A

and ground can take only two values (+Vdc/2) and (-Vdc/2). Now consider i* as the reference current
as calculated in section 3.2 for phase ‘a'. A fictitious reference voltage vA* for i*can be calculated
using relationship of equation (6) [8] .

The difference between the reference current and the actual input current, known as the

error current ‘e', is used by the hysteresis current controller to generate PWM switching for

converter operation. This error current can be denoted as
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Subtracting (6) from (7) we get

Now the calculation of switching frequency can be done as two parts
1.) During the positive half-cycle of reference current i*
2.) During the negative half-cycle of reference current i*

3.4.1. Positive half cycle operation
When the -VDC/2 voltage is impressed at A, Switch SW4 is turned ON. During this time,
the voltage difference between the input source voltage and voltage at A increases which leads to

rise in current. The rising slope of the current depends upon value of inductance L of input
impedance. [8]

Figure 3.6: Switching waveform for hysteresis controller for positive cycle of reference current

Therefore, Equation (9) can be re-written as

‘T' being the time-period of the switching cycle, ‘2h' the bandwidth of hysteresis controller

and t' is the rising time of current. Now during 0 < t < t', equation (10) can be expressed as:
15

Now consider the voltage at point A is +VDC/2 i.e., when switch Sw1 is turned ON. During
this period, when t' < t < T, the voltage difference between the input source voltage and voltage

at A decreases hence current decreases. Hence the equation (10) can be written as

Now, by solving for T from equations (12) and (14), we get:

3.4.2. Negative half cycle operation

Figure 3.7: Switching waveform for hysteresis controller for negative cycle of reference current

The negative half cycle of the hysteresis controller is shown in fig 3.7. During this time,

switch Sw1 is turned ON to get negative slope of the line current and Sw4 is turned ON to get
16

positive slope of line current. Here when slope of current is negative 0 < t < t" equation (10) can
be written as

And when slope of current is positive t” < t < T equation (10) can be expressed as

Solving equation (,6) and (,7) for T we get

From (,5) and (,8), the general equation for switching time can be expressed as

Since frequency is always the inverse of Time-period, the switching frequency fs can be

written as:

In the above equation, VDC is the output DC voltage, v is the input voltage, i∙ is the

reference current and L is the value of input impedances. So, to attain constants switching

frequency constant, only the bandwidth of the hysteresis controller ‘h' can be varied. In the
experimental implementation, the instantaneous values of hysteresis bandwidth are calculated

from the equation (2,), derived from equation (20)
,7

This concludes that a variable hysteresis bandwidth is required to achieve constant
switching frequency. Also, the frequency of the bandwidth is twice as that of the fundamental

frequency.
3.5 Implementation of Variable Hysteresis Controller

Fig 3.8 shows the method of implementation of variable hysteresis controller. The
reference current is calculated from input voltages, input impedances and input power. This value
of reference current is then compared with the actual value of input current to generate an error

current, with which variable hysteresis control is implemented.

Figure 3.8: Schematic diagram for implementation of three phase PWM boost converter for unbalanced operation
with near constant switching frequency fsw in closed loop operation
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In-order to implement hysteresis control, the hysteresis bandwidth is calculated from the
equation (21) by using input inductance ‘L', reference current ‘i*', Output voltage VDC, Switching

frequency ‘/s' and three-phase input voltages (Va, Vb, Vc). To attain constant switching
frequency, the Mid-point M of DC-Link capacitor to ground voltage (VMN) is measured and
integrated to get Mid-point current IMN which is added to the reference current.

The error current generated from the comparison of reference current and actual input

current is the gone through variable hysteresis control, were the error current is compared with the
hysteresis value and necessary PWM switching signal is produced using the following conditions:
1. ) If the error current (e) is greater than or equal to positive value of hysteresis bandwidth

(+h), a PWM switching signal of ‘1'is generated.
2. ) If the error current (e) is lesser than or equal to positive value of hysteresis bandwidth (-h),

a PWM switching signal of ‘0'is generated.
3. ) When error current is between h and -h, the output of the controller is its previous state.

For the implementation of closed-loop operation, the output Dc Voltage (VDC) is compared
with its the preset reference value (VDCRef), which is further gone through a Proportion Integral (PI)

controller which calculates and updates the input power.
3.6 Limitations of the model

The following are the limitations of the proposed model:
1.) This model cannot be implemented for an extremely unbalanced input impedance
conditions i.e., when input impedance is zero. Also, it is impossible to reduce the input

impedance to a value of zero because all the conductors will have a small value of
impedance.
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2. ) This model has been implemented for a constant switching frequency of 6kHz. To

implement this model at higher switching frequency, a high-speed microcontroller is

needed. This is due to the requirement of high sampling frequency for Mid-point current
measurement.
3. ) The closed loop control also requires high frequency microcontroller to provide a high

frequency sampling for the integrator in the feed-back loop.
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CHAPTER IV
PRACTICAL IMPLEMENTATION COMPARED WITH
SIMULATION RESULTS
This chapter explains the experimental model for practical implementation and result
analysis by comparing it with simulation results. Practical implementation is done with the same
specifications as that of simulation model. The limitation in practical implementation of the

previous model has been overcome by using a high-speed microcontroller from Texas Instruments;
TI C2000 Delfino F28377s that helped in achieving constant switching frequency of 6kHz. This

microcontroller supports very high calculating frequency; hence it is used as a current controller.
DSpace controller is also incorporated in the model for hysteresis value and reference current

calculations.

The experiment was first tested using Arduino Due microcontroller. This is an 84MHz
microcontroller, programmed with Arduino software. Due to its limitation of low sampling

frequency, it was unable to achieve constant switching frequency of 6kHz. The maximum

sampling time achieved with this processor was 28μs. An attempt was made to run the model
using Raspberry Pi 3. Since there are no analog pins to read the input current and mid-point voltage

a high precision ADC Expansion board has been used to convert analog signal to digital signal.
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This expansion board has an onboard (ADS1256), 8-channel single ended 24-bit high-precision
ADC (4-channel differential input), 30ksps sampling rate, which was not sufficient for the model,

as 9-channel ADC is required.
4.1 Experimental Model

The figure below shows the functional block diagram of the experimental setup. The

hardware setup of Three-phase PWM boost rectifier is made using LabVolt Test Bench
Equipments. Voltage Isolators are used to measure the three-phase input voltage which is then

given to DSPACE Controller through CLP 1104 for reference current and hysteresis bandwidth
calculations using MATLAB/Simulink program. The reference current and hysteresis bandwidth
calculated in DSPACE, real-time three phase input currents (measured with current probes) and

real-time mid-point voltage (measured with voltage isolator), are fed to TI C2000 Delfino F28377s
Board, where mid-point current calculation, mid-point current addition, reference current
comparison and variable hysteresis controller is implemented using MATLAB/Simulink model to

generate three gate signals. The gate driver circuit produces the inverting and noninverting signal
for MOSFET switching.
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DSPACE also provides a Graphical User Interphase (GUI) technology, with which the
real-time time domain plot for reference current vs input current and output voltage is captured.

TABLE 4.1: LIST OF EQUIPMENTS USED
Item #
1
2
3
4
5
6
7
8
9
10
11
12
13
14

Description
Three phase AC voltage source
3 X Series Inductor 10mH
Power MOSFET Bridge
DC Power Supply
Resistive Load
3 X Capacitor
2 X Capacitor
2 X Resistor
Voltage Isolator
Current Probe
Voltage Isolator/Current Isolator
Multi-Meter
Oscilloscope
Power Quality Analyzer

Model
EMS 8321
195J20
EMS 8837-00
1730 A
EMS 8311-00
380LX
401502-3A
10Kohms
P 5200
80i-110s
EMS 9056-10
177
TDS 2014
43 B

Manufacturer
Lab-Volt
Hammond Reactor
Lab-Volt
BK Precision
Lab-Volt
CDE USA
Sangamo
-

Tektronix
Fluke
Lab-Volt
Fluke
Tektronix
Fluke

The hardware used for the experimental prototype are:
,. Lab-Volt Test Bench Setup
2. Gate Driver Circuit
3. DSPACE Digital Signal Processing Controller
4. MATLAB/Simulink Control Algorithm
5. TI C2000 Delfino F28377s Micro-controller

4.1.1

Lab-Volt Test Bench Setup

The Three Phase PWM boost rectifier constitutes a three-phase variable voltage source,
connected to the input inductance L,, L2 and L3 and then to the POWER MOSFET. The output
load connected to the POWER MOSFET is a resistive load R. Mid-point voltage is measured

between the mid-point 'M' of the two capacitors of 500μF each, connected across the output load,
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and the neutral ‘N'. The schematic of the Lab-volt test-bench setup for experimentation is shown

in the below figure.

Figure 4.2: Schematic of Lab-Volt test bench and hardware set up

During the operation, three-phase input voltages V1, V2, V3, Mid-point voltage M and

output voltage Vo is measured using voltage isolators and input current is measured using Current

probes.

4.1.2 Gate Driver Circuit
The Six-Pulse trigger to the MOSFET switches is given by using a gate driver circuit. This
circuit has three IR21091S ICs that creates an inverting and non-inverting signal for each phase.

The three-pulse gate signal input to this IC is fed from TI C2000 Delfino F28377s board, where
neutral current addition, reference current comparison and variable hysteresis controller is
executed. A DC voltage regulator is used to provide power supply (15V) to this IC. It is very

important to keep an account on the dead time of the switching signal fed to MOSFET gates. Dead

time prevents the switches in same phase being turned ON at the same time to prevent short circuit.
The resistor connected between DT/SD pin and COM pin of the IC is to program the Dead time.
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Figure 4.3: Schematic of gate driver circuit for single phase

4.1.3 DSPACE Digital Signal Processing Controller

DSPACE digital signal processor is used to generate reference current and hysteresis

values. This equipment has three parts which is aid to real time implementation of the project.
1. The processor DS1104

2. The connector panel CLP 1104
3. The graphical user interface (GUI) Control desk next generation
The DS1104 is 64-bit floating point processor with clock frequency of 250 MHz It has on-

chip peripherals and is very convenient to connect with computer using 32-bit PCI slot [8]. It has
8 analog to digital converter (A/D) channels. These A/D Channels are divided into two parts, four

of them are multiplex channels and other four parallel channels. It has 8 digital to analog (D/A)

converter channels. All the 8 A/D channels are used to acquire signals from external devices.
Three phase input voltage signals are acquired through multiplex A/D channels. Phase ‘a'

signal is also used for synchronizing. Three phase line current signals and output DC voltage signal
is acquired by other four parallel A/D channels. The calculated values of reference current and
hysteresis bandwidth, implemented in DSPACE ds1104 controller, is provided to TI Delfino
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F28377s Launchpad through five D/A channels of the CLP 1104 board. Fig. 65 shows the picture

of ds1104 controller board.

Figure 4.4. DSPACE DS1104 controller board (courtesy DSPACE)

The connector panel CLP 1104 is used for connecting external devices to the controller

board DS1104. It has 16 BNC connectors, 37-pin digital I/O male sub-D connectors, 37-pin slave

I/O PWM female sub-D connectors, 15-pin female sub-D incremental encoder interface connector,

UART RS 232 connectors and UART RS 422/485 connector. It also has LED indicator panel

which indicates the digital signal status. Fig. 66 shows the picture of CLP 1104 connector panel.

Figure 4.5: Picture of CLP 1104 connector board.

BNC connectors are used to connect external devices from the Lab-Volt test bench to the

DSPACE controller board through A/D channels of CLP 1104 connector board and BNC to lead
wire connectors are used to take signals from D/A channels in CLP 1104 of DSPACE to TI Delfino
F28377s Launchpad.
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Control desk next generation software is used as graphical user interface (GUI) for
monitoring and measuring the input and output from the DSPACE controller. A main switch is

designed to enable on-line operation of the PWM boost converter. All the desired signals can be

monitored in this platform. Fig. 67 shows a typical GUI used for performing this experiment.

Plotter_1, Plotter_2 and Plotter_3 show three phase reference currents Vs three-phase input
current, output DC voltage, three phase input voltages respectively. The control algorithm used for
implementation is developed in MATLAB/Simulink and downloaded on DSPACE controller.

Figure 4.6: Graphical User Interface screen of the experimental set up on Control desk for Case 1

4.1.4 MATLAB/Simulink Control Algorithm
The DSPACE DS1104 board is directly programmed using MATLAB/Simulink. Simulink

has a real-time interface block (RTI) for DSPACE which helps to do so. First, a .sdf file is build
using the MATLAB/Simulink model which uses a C code generator Simulink Coder. This file is
then imported to DSPACE. Here a layout is created to view the different current/voltage
waveforms and provides real time controls. The DS1104 controller board has 8 Analog to Digital
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Converters (ADC) and 8 Digital to Analog Converters (DAC). All these channels are initialized
and programmed using Simulink RTI modules for DSPACE.

Figure 4.7: (a) MATLAB/Simulink RTILIBDS1104 blocks; (b) MASTER PPC module (Courtesy: MATLAB)

The Simulink model is a state-flow diagram as shown in fig. 4.8, which is used to generate

reference current for each cases of the experiment and calculates the hysteresis bandwidth value
for the variable bandwidth controller. Fig. 4.8 shows the Simulink model build in DSPACE used
for the experiment. The model uses RTILIBDS1104 library from Simulink. The mux ADC channel
DS1104ADC_C1 to C4 are used for acquiring three phase source voltage. DS1104ADC_C5 is

used to acquire output voltage signal across load. The parallel ADC channels DS1104ADC_C6 to

C8 are used for acquiring three-phase line current from hardware model to get the time domain
plot of three-phase Reference Currents (Iref) Vs Input Currents (Iin). The DAC channels
DS1104DAC_C1 and C2 are used to take reference current to TI Delfino F28377s Board and DAC

channels DS1104DAC_C3 to C5 takes hysteresis value to TI Delfino F28377s Board. The m-files

of Simulink are used to provide initial condition for implementation of the Simulink model and to
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calculate the bandwidth required for hysteresis controller during operation for constant switching

frequency. The m-files used for experimental verification are given in the Appendix A.

Figure 4.8: Simulink model for reference current calculation and hysteresis calculation in dSpace

To achieve unity power factor, the Calculated Reference currents Ira , Irb , Irc should be in
same phase with the input voltages Va, Vb, Vc respectively. Here phase ‘a' voltage is used for
synchronization. Reference current Ira is calculated in phase with input voltage Va. Then reference

currents Irb and Irc are calculated with 120-degree phase shifts between Ira, Irb and Irc. Due to some

delays in measurement of Va, a small phase shift ‘ph' is added to the reference currents, while
calculating it in m-file. As the voltage rating of TI Delfino F28377s Launchpad ADCs is in the

range of 0-3Volts, a DC-Bias voltage and a Gain of (1/60) is added to the reference currents making
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it possible for the launchpad ADCs to read the signal with maximum efficiency. The hysteresis
bandwidth calculation block uses three phase input voltage measured using DSPACE ADCs,

calculated three-phase reference currents, Input impedances and Output voltage. The algorithm

which generates variable hysteresis bandwidth is given in Appendix A.
4.1.5 TI C2000 Delfino F28377s Microcontroller Launchpad
TI C2000 Delfino F28377s Microcontroller is mainly used for the application of Test and
Measurements, Motor drives and Power Delivery. This is a low cost 32-bit floating-point

microcontroller with 200MHz speed and 1MB of on-chip flash memory and 164KB of RAM. It
has an on-chip crystal oscillator rated 10MHz, 1.2V-core and 3.3-Volt I/O Design. It has a Mini

USB-B (0.5m) interface with an XDS100v2 On-Board Emulator for the programming and serial
communication with the PC. The reset button on the device helps to reset the device at the time of

fault indication.

Fig 4.9: TI C2000 Delfino F28377s Launchpad

The analog subsystem consists of four analog to digital converters at 16-bit mode,

1.1MSPS (Mega-Samples Per Second) when operated with differential inputs and 12-bit mode,
3.5 MSPS when operated with single ended inputs. It uses GPIO (General Purpose Input Output)
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pins to acquire signal for the operation. The table below shows the GPIO pins that is used to
implement the model.
TABLE 4.2: GPIO PINS USED FOR MODEL IMPLEMENTATION
PIN Number

MUX Value (0)

Description
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ADCINA0

Reference Current Ira

29

ADCINA1

Reference Current Irb

64

ADCINA2

Input Current Ia

67

ADCINA3

Input Current Ib

69

ADCINA4

Input Current Ic

65

ADCINA5

Hysteresis H1

28

ADCINB0

Hysteresis H2

24

ADCINB1

Hysteresis H3

26

ADCINB2

Mid-point Voltage Vmn

47

GPIO65

Gate Signal G1

49

GPIO69

Gate Signal G2

50

GPIO66

Gate Signal G3

The TI C2000 Delfino F28377s Launchpad is used as a current controller, where mid-point

current is calculated, which is then added to the input current and then reference current is
subtracted from it. Variable hysteresis controller is also implemented using the launchpad. The

values of input impedances are varied for the cases of unbalanced input impedance. The below

figure shows the experimental model build to the launchpad using MATLAB/Simulink.

31

Fig 4.10: Experimental model build in launchpad using MATLAB/Simulink

For the successful operation of constant switching frequency PWM boost rectifier, the
reference current comparison and hysteresis controller is carried out at a sampling time of 6μs and
the ADC sampling frequency to measure input current and mid-point voltage is set to 100MHz

(Single ended 12-bit). Gain 1 to 6 in Fig is used to convert the 12-bit data to its actual value. Since
the voltage ratings of the ADC input of TI C2000 Delfino F28377s MCU is 0-3V, a DC bias

voltage is added to the input measured signal and is removed after measuring it. The current probe

has a zero-error setting knob which is used to set the input bias of 500mV. An input bias voltage
of 1.6V is added to the mid-point voltage using the DC Source 1 from Chopper/Inverter Control

Unit.

The hysteresis controller used to compare the line current and reference current is same as
that of Simulation model. An enable switch is used to activate this controller. The real-time

implementation of the digital controller is shown in Fig. 4.12. The enable switch is activated
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through a main switch. The main switch is also used for synchronization. The signal used for

synchronization is taken from phase ‘a' of the voltage source. The whole experimental set up is

shown in function block diagram in Fig. 71.

Figure 4.11: Digital Hysteresis Controller for real time implementation

Fig 4.12: Schematic for DC-Bias voltage addition

Also, to make the system run at ideal condition, the mid-point current should be added to
input current in synchronization with phase ‘A'. To achieve this, a Detect rise Nonnegative block

is used to enable the integrator when phase ‘A' rises from zero. Reference current Ic is calculated
from Ia and Ib using the following equation.
Ia + Ib + Ic = 0
So, Ic

=
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Ia-Ib

4.2 Simulation Model
4.2.1 Open-Loop Control
The figure below shows the simulation model for generalized control method of the open-

loop operation of Three-phase PWM boost rectifier with a constant switching frequency of 6kHz.
This simulation model has the same characteristics of experimental model such as; Input voltage
of 20V; Input Impedance of 10mH; Output Load 100Ω; Output Capacitors of 500μF each.

Fig 4.13: Simulation model for open-loop operation of balanced input voltage and balanced input impedances

4.2.2 Closed-Loop Control
The figure below shows the simulation model for generalized control method of the closed-

loop operation of Three-phase PWM boost rectifier with a constant switching frequency of 6kHz.
This simulation model has the same characteristics of experimental model such as; Input voltage
of 20V; Input Impedance of 10mH; Output Load 100Ω; Output Capacitors of 500μF each.
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Fig 4.14: Simulation model for closed-loop operation of balanced input voltage and unbalanced input impedances

4.3

Experimental Results
The experiment is tested under balanced and various unbalanced cases with an input

complex power of 60VA and output load of 100Ω and harmonics of input currents, input power

factor, output voltage, FFT (Fast Fourier Transform) of input currents and time domain plot for

reference current (Iref) vs input current (I) is recorded.
TABLE 4.3: EXPERIMENTAL SETTING
Item #
1
2
4
5
6
7
8

9

10
11

Parameter Description
Three phase AC voltage
Series Inductor 10mH
DC Power Supply (Gate Drive Circuit)
Resistive Load
DC link Capacitor (each)
Operating frequency
Sampling Time (Current Controller)
Sampling Time (Hysteresis and reference
current calculation)
ADC Sampling Frequency (TI C2000
Delfino F28377s MCU)
Chopper Inverter Control Unit

35

Rating
20 V l-n RMS
10 mH
15 V
100 Ω
500 μF
60 Hz
6 μs
40 μs

100 MHz

1.6V

The current and voltage probe setting is provided in Table IX.

TABLE 4.4: PROBE SETTING
Device
Voltage Isolator
Current Probe
DC Voltage Isolator
Current Probe (Power Quality Analyzer)

Setting
2mV/V
100mV/A
30mV/V
1mV/A

4.3.1 Open-Loop Results
The implemented practical model is tested for four cases with a constant switching

frequency of 6kHz. The following table shows the different cases with their respective input
voltages, line impedances, input complex power and output load settings.

TABLE 4.5: EXPERIMENTAL CASES FOR OPEN-LOOP CONTROL
Input Parameters
Case
#

1
2
3
4

Source Voltages (V)
Phase a
20Z0°
20Z0°
20Z0°
20Z0°

Line Impedances

Phase b
Phase c Phase a Phase b Phase c
10mH
20Z-120° 20Z120° 10mH 10mH
20Z-120° 20Z120° 10mH
10mH
1mH
20Z-120°
0
10mH 10mH
10mH
20Z-120°
0
10mH
1mH
10mH

Complex
Power
(VA)

Output
Load (Ω)

60
60
60
60

100
100
100
100

In addition to these cases, in [8], the model has been implemented in simulation for case

5, case 6 where Phase b and Phase c voltages are zero; with and without unbalanced input

impedances and case 7 where there is an unbalance in voltage phase angles, with balanced input
impedances. But the experimental verification of the same in this thesis has been avoided due to

the risk of high input currents which is above the maximum rating of LabVolt test bench which

is 3Amperes.
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CASE 1: Balanced Input Voltages and Balanced Input Impedances (Va=Vb=Vc=20V;

Fig 4.15: Experimental plot of Input voltage and Current waveform (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.16: Experimental plot of PF and (DPF) for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.17: Experimental plot of Lower order harmonics for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'
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Fig 4.18: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘A' Current

Fig 4.19: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘B' Current
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Fig 4.20: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘C' Current

Fig 4.21: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘A' Current
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Fig 4.22: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘B' Current

Fig 4.23: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘C' Current
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Fig 4.24: Experimental plot for Mid-point Voltage.

Fig 4.25: Simulation plot for Mid-point Voltage.
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Fig 4.26: Experimental plot for Reference Current vs Input Current.

Fig 4.27: Simulation plot for Reference Current vs Input Current.
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Fig 4.28: Experimental plot for Output Voltage Vdc.

Fig 4.29: Simulation plot for output voltage Vdc
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CASE 2: Balanced Input Voltages and Unbalanced Input Impedances (Va=Vb=Vc=20V;

L1= L3=10μF, L2=lmH)

Fig 4.30: Experimental plot of Input voltage and Current waveform (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.31: Experimental plot of PF(Power Factor (PF) and Displacement Power Factor (DPF) for (a) Phase ‘A', (b)
Phase ‘B' and (c) Phase ‘C'

(a)

(b)

(c)

Fig 4.32: Experimental plot of Lower order harmonics for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'
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Fig 4.33: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘A' Current

Fig 4.34: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘B' Current
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Fig 4.35: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘C' Current

Fig 4.36: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘A' Current
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Fig 4.38: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘C' Current
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Fig 4.39: Experimental plot for Mid-point Voltage.

Fig 4.40: Simulation plot for Mid-point Voltage.
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Fig 4.41: Experimental plot for Reference Current vs Input Current.

Fig 4.42: Simulation plot for Reference Current vs Input Current.
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Fig 4.43: Experimental plot for Output Voltage Vdc.
Output Voltage Vdc

Fig 4.44: Simulation plot for output voltage Vdc
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CASE 3: Unbalanced Input Voltages and Balanced Input Impedances (Va=Vb=20V, Vc=0V;

L1=L2=L3=10μF)

Fig 4.45: Experimental plot of Input voltage and Current waveform (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

(a)

(b)

(c)

Fig 4.46: Experimental plot of PF (Power Factor (PF) and Displacement Power Factor (DPF) for (a) Phase ‘A', (b)
Phase ‘B' and (c) Phase ‘C'

(a)

(b)

(c)

Fig 4.47: Experimental plot of Lower order harmonics for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'
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Fig 4.48: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘A' Current

Fig 4.49: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘B' Current
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Fig 4.50: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘C' Current

Fig 4.51: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘A' Current
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Fig 4.53: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘C' Current
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Fig 4.54: Experimental plot for Mid-point Voltage.

Fig 4.55: Simulation plot for Mid-point Voltage.
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Fig 4.56: Experimental plot for Reference Current vs Input Current.

Fig 4.57: Simulation plot for reference Current Vs Input Current
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Fig 4.58: Experimental plot for Output Voltage Vdc.

Fig 4.59: Simulation plot for output voltage Vdc
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CASE 4: Unbalanced Input Voltages and Unbalanced Input Impedances (Va=Vb=20V,

Vc=0V; L1=L3=10μF, L2=1 μF)

Fig 4.60: Experimental plot of Input voltage and Current waveform for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase
‘C'

Fig 4.61: Experimental plot of PF(Power Factor (PF) and Displacement Power Factor (DPF) for (a) Phase ‘A', (b)
Phase ‘B' and (c) Phase ‘C'

Fig 4.62: Experimental plot of Lower order harmonics for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'
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Fig 4.63: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘A' Current

Fig 4.64: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘B' Current

59

Fig 4.65: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘C' Current

Fig 4.66: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘A' Current
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Fig 4.67: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘B' Current

Fig 4.68: Simulation plot for Fast Fourier Transform (FFT) of Phase ‘C' Current
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Fig 4.69: Experimental plot for Mid-point Voltage.
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Fig 4.71: Experimental plot for Reference Current vs Input Current.

Fig 4.72: Simulation plot for Reference Current vs Input Current.
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Fig 4.73: Experimental plot for Output Voltage Vdc.

Fig 4.74: Simulation plot for output voltage Vdc
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TABLE 4.6: RESULT SUMMARY
Simulation Currents
(Amps) (RMS)
Phase
Phase
Phase
A
B
C

Case
#

Experimental Currents
(Amps) (RMS)
Phase
Phase
Phase
A
B
C

DC Output Voltage

Simulation
(V)

Experiment
(V)

THD (%)
Simulation
Experiment
Phase
Phase
Phase
Phase
Phase
Phase
A
B
B
A
B
C

1

1.003

1.003

1.003

1.01

1.04

1.05

73.92

73.68

5.35

5.36

5.35

2.0

1.8

2.7

2

1.044

1.029

0.954

1.06

1.06

1.02

73.97

73.25

7.59

12.73

8.72

1.8

2.0

3.4

3

1.903

1.181

2.182

1.80

1.18

2.19

69.72

68.11

2.80

4.43

3.00

1.2

1.5

1.4

4

1.843

1.224

2.068

1.86

1.24

2.03

70.11

69.61

4.25

11.80

4.86

1.4

1.8

1.6

TABLE 4.7: POWER AND EFFICIENCY SUMMARY
Simulation

Experiment

Case
#

1
2
3
4

Simulation
Output
DC link
DC link
Power
Voltage
Voltage
(W)
(V)
(V)
73.68
54.65
73.92
73.25
54.71
73.97
68.11
48.62
69.72
69.61
49.15
70.11

Experiment

In put

Active
(W)

Reactive
(VAR)

Power
Factor

Active
(W)

Reactive
(VAR)

Power
Factor

Power
(W)

63
63
58
62

8
14
20
16

1.00
1.00
1.00
1.00

60.18
60.16
60.05
60.09

0.006
0.041
0.028
0.004

1.00
1.00
1.00
1.00

54.28
53.65
47.29
48.45

Experiment

Simulation

Efficiency
(%)

Efficiency
(%)

86.15
85.16
79.97
78.14

90.80
90.92
80.96
81.79

4.3.2 Closed-Loop Results
The closed loop control has been implemented by setting the input complex power. This value

of input complex power for VDC = 75 V and 80V has been taken from the simulation of closed

loop model. This is because the practical implementation of closed loop control requires a high

speed processor to calculate and update the input complex power in the feedback-loop from which
the new reference current is calculated. The closed-loop control has been experimentally verified

for Cases 1 and 2.To test Cases 3 and 4, a Power MOSFET that supports higher current is required,
as the input current in these cases is above 3Ampere.

4.3.2.1 Closed-Loop Control (VDC = 75V)

TABLE 4.8: EXPERIMENTAL CASES FOR CLOSED-LOOP CONTROL FOR
VDC = 75V

Input Parameters
Case
#
1
2

Source Voltages (V)

Line Impedances

Phase a Phase b
Phase c Phase a Phase b Phase c
20ZO° 20Z-12O° 20Z12O° 10mH 10mH
10mH
20ZO° 20Z-12O° 20Z12O° 10mH
1mH
10mH
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Complex
Power
(VA)

Output
Load (Ω)

61.81
62.04

100
100

CASE 1: Balanced Input Voltages and Balanced Input Impedances (Va=Vb=Vc=20V;
L1=L2=L3=10μF)

Fig 4.75: Experimental plot of Input voltage and Current waveform (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.76: Experimental plot of PF and (DPF) for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.77: Experimental plot of Lower order harmonics for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'
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Fig 4.78: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘A' Current

Fig 4.79: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘B' Current

Fig 4.80: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘C' Current
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Fig 4.81: Experimental plot for Reference Current vs Input Current.

Fig 4.82: Experimental plot for Output Voltage Vdc.
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CASE 2: Balanced Input Voltages and Unbalanced Input Impedances (Va=Vb=Vc=20V;

L1= L3=10μF; L2=lμF)

Fig 4.83: Experimental plot of Input voltage and Current waveform (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.84: Experimental plot of PF and (DPF) for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.85: Experimental plot of Lower order harmonics for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'
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Fig 4.86: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘A' Current

Fig 4.87: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘B' Current

Fig 4.88: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘C' Current
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Fig 4.89: Experimental plot for Reference Current vs Input Current.

Fig 4.90: Experimental plot for Output Voltage Vdc.
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4.3.2.2 Closed-Loop Control (VDC = 80V)

TABLE 4.9: EXPERIMENTAL CASES FOR CLOSED-LOOP CONTROL FOR
VDC = 80V

Input Parameters
Case
#

1
2

Source Voltages (V)

Line Impedances

Phase a Phase b
Phase c Phase a Phase b Phase c
10mH
20ZO° 20Z-12O° 20Z12O° 10mH 10mH
20ZO° 20Z-12O° 20Z12O° 10mH
1mH
10mH

Complex
Power
(VA)

Output
Load (Ω)

70.61
70.97

100
100

CASE i: Balanced Input Voltages and Balanced Input Impedances (Va=Vb=Vc=20V;
L1=L2=L3=10μF)

Fig 4.91: Experimental plot of Input voltage and Current waveform (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.92: Experimental plot of PF and (DPF) for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'
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Fig 4.93: Experimental plot of Lower order harmonics for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.94: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘A' Current

Fig 4.95: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘B' Current
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Fig 4.96: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘C' Current

Fig 4.97: Experimental plot for Reference Current vs Input Current.
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Fig 4.98: Experimental plot for Output Voltage Vdc.

CASE 2: Balanced Input Voltages and Unbalanced Input Impedances (Va=Vb=Vc=20V;

Fig 4.99: Experimental plot of Input voltage and Current waveform (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'
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Fig 4.100: Experimental plot of PF and (DPF) for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.101: Experimental plot of Lower order harmonics for (a) Phase ‘A', (b) Phase ‘B' and (c) Phase ‘C'

Fig 4.102: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘A' Current
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Fig 4.103: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘B' Current

Fig 4.104: Experimental plot for Fast Fourier Transform (FFT) of Phase ‘C' Current
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Fig 4.105: Experimental plot for Reference Current vs Input Current.

Fig 4.106: Experimental plot for Output Voltage Vdc.
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4.4

Result Analysis
The experimental verification of a generalized control method for three phase PWM boost

type rectifier under extremely unbalanced operating conditions has been done successfully at a
constant switching frequency of 6kHz. The previous work on extremely unbalanced operating

condition of three phase PWM boost rectifier (Simulation) was done at a constant switching
frequency of 9kHz. The reason for decreasing the switching frequency from 9kHz to 6kHz is as
follows:
1. In this model, the calculating frequency of TI Delfino F283777s Launchpad is

165kHz. To make the model work at 9kHz, calculating frequency should be
increased to a higher value, which reduced the ADC sampling frequency.
2. Due to the noises created by the capacitors connected across the output load, it is
challenging to measure the accurate value of Vmn (Mid-point voltage) that is added

to the measured input current in current controller to make the system work at
constant switching frequency.

Accuracy of Vmn value can be increased by calculating it from measured VaM, VbM and VcM

values. The following method can be used to calculate Vmn.

Fig 4.107: Single phase equivalent circuit for grounded DC mid-point phase ‘A' , ‘B' and ‘C'
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VaA - VaN + VAM = -VMN

- (1)

VbB - VbN + Vbm = -Vmn

- (2)

VcC - Vcn + Vcm = -Vmn

-

(3)

Adding (1), (2) & (3)
VaA - VaN + VAM + VbB - VbN + VBM + VcC - VCN + VCM = -3VMN

Therefore,

For Case 1: Balanced input voltage

VaN + VbN + VcN = 0
So,

This method requires more number of input ADC pins in use, which again reduces the
calculating frequency of TI Delfino F28377s Launchpad.

3. By referring to the Time domain plots of three phase Input Currents Vs Reference
currents of Experiment and Simulation models, it can be observed that the three

phase input currents in the experimental model contains more noises, which in fact

effects the switching frequency.

80

CHAPTER V
CONCLUSION AND FUTURE WORK
5.1. Conclusion
This thesis presents the experimental verification of a generalized control method for

achieving near constant switching frequency under extremely unbalanced conditions of three
phase PWM boost rectifier.
The limitations in the previous model has been overcome by implementing the current

controller with a high sampling frequency using Delfino F28377s Launchpad from Texas
Instrument. The cost for this launchpad is $29.99. It is practically possible to implement the entire

proposed model using this launchpad. Since the launchpad does not have a GUI (Graphical User

Interphase) in it, DSPACE controller has been incorporated in the proposed model to get the Time-

Domain plot of three-phase input current Vs reference current. The implementation of reference

current and hysteresis bandwidth calculation in DSPACE controller reduced the program length
build in launchpad which helped in increasing its calculating frequency.
The proposed model can be implemented at a constant switching frequency of 9kHz, if the

mid-point voltage Vmn can be measured using a high precision voltage signal and an adequate filter
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to remove the unwanted noises. If the use of DSPACE processor can be eliminated, then the noise

and time delay due to the interaction between DSPACE and launchpad can be minimized, making

it possible to achieve constant switching frequency of 9kHz.
The method developed has some constraints which are also discussed. The validity of the

method is only when following requirements are fulfilled by the system:
1. The value of input impedance when in unbalanced condition is never zero.
2. The switching function used is always less than or equal to one for practical operation of

the boost rectifier.
3. The value of input voltage and input impedance for the same phase is never equal to zero

at the same time.

This method is tested for four cases. Testing for cases 5, 6 and 7 was not practically possible

due to the high input current (greater than 3 Amperes) which is not supported by the POWER
MOSFET module in LabVolt test bench.

The closed-loop control has also been implemented for cases 1 and 2 with a constant

switching frequency of 6kHz without the feedback loop. This has been tested for output voltages
at 75V and 80V. In-order to test the remaining cases, a high-speed PI controller and a PWM boost

rectifier that supports high current are required.
5.2. Future work
1.) A study on implementation of this concept of achieving constant switching frequency

under extremely unbalanced operating conditions on Vienna rectifier can be a future work. This

can add lots of value to the industry due to the wide range of applications of Vienna Rectifier such
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as; Telecommunications power supplies, Input stages of AC-Drive converter systems,
Uninterruptable power systems etc.

2.) A high-speed microcontroller can be used to implement the proposed model with a higher

switching frequency of 9kHz or more. This helps in reducing the input-output harmonics compared
to 6kHz switching frequency.
3.) In this thesis, the closed-loop control is implemented without a feedback-loop. The same

can be implemented with the feedback loop that will require a high-speed calculation of input
complex power from output voltage error in feedback-loop, from which the new reference current

is produced.
4.) The proposed model can also be implemented for a PWM Inverter.
5.) Dynamic analysis of the proposed model under different three-phase fault conditions in the

power system can be a future work.
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APPENDIX

87

A.

MATLAB programs

A.1. Program for reference current Calculation (Simulation)

88

A.2. Program for Hysteresis Bandwidth Calculation (Simulation)

A.3. Program for Variable Hysteresis Current Controller for Block ‘myrelay' (Simulation)

A.4. Program for Reference Current Calculation (Experimental model; Open-Loop &
Closed-Loop)
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A.5. Program for Hysteresis Bandwidth Calculation (Experimental Model; Open-Loop &
Closed-Loop)
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A.6. Program for Variable Hysteresis Current Controller for Block ‘myrelay'
(Experimental Model; Open-Loop & Closed-Loop)

A.7 Program for Reference Current Calculation (Simulation model; Closed-Loop;
“MATLAB Function” Block)
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92

B.

SIMULINK Blocks

B.1. Current Controller Block (Open-Loop)

B.2. Reference Vs Input Current block (Open-Loop)
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B.3 Current Controller (Closed-Loop)

B.4 Reference Vs Input Current & Output Voltage (Vdc) block (Closed-loop)
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B.5 Closed-Loop Control Block

B.6 DC Voltage Sensor (Closed-Loop)
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